

**Reg. No:**

--	--	--	--	--	--	--	--	--	--

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR**  
(AUTONOMOUS)

**III BTECH I SEM Regular Examinations Nov 2018**

**SWITCHING THEORY & LOGIC DESIGN**

**(EEE)**

Time: 3 hours

Max. Marks: 60

(Answer all Five Units 5 x 12 = 60 Marks)

**UNIT-I**

- 1 **a** Perform the following
- a) Subtraction by using 1's complement for the given 3456 - 245. 6M
- b) Subtraction by using 2's complement for the given 111001-1010.
- b** Convert the following to Decimal and then to Hexadecimal. ( i ) 12348 (ii) 110011112 6M

**OR**

- 2 **a** Simplify the following Boolean functions to minimum number of literals 4M
- (i)  $xyz + x'y + xyz'$ . (ii)  $xz + x'yz$ .
- b** Explain about Logic Gates with truth tables. 8M

**UNIT-II**

- 3 **a** Simplify the following expression using the K-map for the 3-variable. 7M
- $Y = AB'C + A'BC + A'B'C + A'B'C' + AB'C'$
- b** Simplify the Boolean function  $F(A,B,C,D) = \sum(1,3,7,11,15) + d(0,2,5)$  5M

**OR**

- 4 **a** Minimize the given Boolean function  $F(A,B,C,D) = \sum m(0,1,2,3,6,7,13,15)$  using 6M
- tabulation method and implement using basic gates
- b** Implement the following Boolean function using NOR gates. 6M
- $Y = (AB' + A'B)(C + D')$

**UNIT-III**

- 5 **a** Construct a BCD Adder-circuit. 7M
- b** What is encoder? Design octal to binary encoder. 5M

**OR**

- 6 **a** Design 32:1 Mux using two 16:1 Muxs and one 2:1 Mux 6M
- b** Implement the following Boolean function using 8:1 multiplexer. 6M
- $F(A,B,C,D) = A'BD' + ACD + B'CD + A'C'D$ .

**UNIT-IV**

- 7 **a** Design T Flip Flop by using JK Flip Flop. 7M
- b** Explain about Level triggering and Edge triggering. 5M

**OR**

- 8 **a** Write the differences between combinational and sequential circuits. 8M
- b** Draw the schematic circuit of RS Master slave flip flop and explain its operation with help 4M
- of truth table.

**UNIT-V**

- 9 **a** Explain about PLA and PAL. 6M
- b** 6M
- Discuss Mealy & Moore Machine models of sequential machines.

**OR**

- 10 a Implement PLA circuit for the following functions  $F1(A,B,C) = \Sigma m(3,5,6,7)$ ,  $F2(A,B,C) = \Sigma m(0,2,4,7)$ . 9M
- b Implement the following Boolean function using PAL. (i)  $A(w,x,y,z) = \Sigma m(0,2,6,7,8,9,12,13)$  (ii)  $B(w,x,y,z) = \Sigma m(0,2,6,7,8,9,12,13,14)$  3M

\*\*\* END \*\*\*